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Abstract—This paper presents a novel switched-
capacitor (SC) based (2n+1)-level single-phase inverter with 
a reduced number of components and input DC voltage 
supply. This inverter is designed in a way that just one DC 
source is required to generate different voltage levels. The 
circuit consists of three major parts, i.e., front-end boost 
stage, active switched capacitor cell(s) in the middle and H-
bridge inverter at the end. The total number of output voltage 
level is up to (2n+1) levels, where n ≥ 2 is the number of 
switching cells, which consists of three active switches and 
two capacitors. Compared to conventional SC-based 
multilevel inverter topologies, the proposed topology 
features many advantages such as: (1) low number of 
semiconductor devices, (2) quasi-resonant charging of 
capacitors that reduce the inrush current and current stress 
on the devices, (3) self-balancing of capacitor and (4) 
reduced voltage stress on the switches. Moreover, a simple 
sinusoidal pulse-width modulation technique is employed 
here to generate the modulation signals for the proposed 
inverter. The operating principle is presented in detail 
followed by comparative analysis, thermal modelling and 
design guidelines. Finally, computer simulation and 
laboratory test results are carried out for a 5-level inverter 
with one SC cells as well as a 7-level inverter with two SC 
cells as two examples to verify the performance of the 
proposed (2n+1)-level inverter. Measurement results show 
that the proposed inverter has the 96.5±1% efficiency over a 
wide range of load with a peak efficiency of 98.56%. 
 
Index Terms—Multilevel inverter, Transformerless 
inverter, switched capacitor, voltage boost, quasi resonant 
switching. 
I. INTRODUCTION 
URING the last decade, the percentage of electric energy 
generated from renewable energy sources has been 
increasing dramatically. This trend is due to new energy policies 
in order to tackle global issues like climate change, high energy 
cost, insecurity and unavailability of electric energy to everyone. 
Among various renewable energy sources (e.g. photovoltaic 
(PV), wind, biogas, biomass, hydro, and geothermal), PV 
systems have been broadly implemented around the world in 
different scales. It is predicted that the installation of PV panels 
will increase dramatically because of the rapid reduction in 
production costs, and it is expected that the PV generation will 
reach 25% of the total generated energy by 2050 [1]. As a result, 
the demand of grid-tied inverters for small- and large-scale PV 
installations has gradually been increasing throughout the world 
[2]. High power quality with minimum distortion factor is one of 
the essential requirements that any utility company is looking for, 
which is difficult to meet by a simple three-level inverter. 
Different multilevel converters have been introduced for PV 
applications to improve power quality, efficiency and power 
density [3], [4]. Similar trends can be found in other renewable 
sources such as small-scale wind turbine and fuel cell, where 
application of high boost type multilevel inverters considerably 
increase the energy throughput and deployment of such scalable 
energy sources.  
The most common types of multilevel converters are diode 
clamped, cascaded H-bridge (CHB), capacitor clamped, and 
active neutral point Clamped (ANPC) [5]-[7]. These topologies 
often require a high number of semiconductor devices with 
complex control schemes to realize a 5- or 7-level inverter. In 
addition, the flying capacitor (FCC) voltage as well as the DC-
link voltage is difficult to balance in some topologies [8], [9]. 
Moreover, most multilevel inverters require a high DC-link 
voltage that is up to two times of the peak AC voltage. A single-
stage DC-AC converter with boost capability offers an interesting 
alternative compared to two-stage approaches [10]-[12]. 
Recently, various single-stage inverters have been proposed to 
eliminate the need of a front-end high step-up DC-DC converter 
[13]-[15]. A 5-level inverter topology presented in [16] that uses 
the FCC principle [16], enhances the voltage gain from half to 
unity, thus reducing the DC-link voltage by half. However, this 
topology is not capable of extending the voltage level. In [17], a 
new topology with boosting feature is presented using switched 
capacitor (SC), but one main drawback related to this circuit is 
that it is not capable of extending the voltage level due to the 
variation in the input voltage. In addition, a large number of 
semiconductor devices are required.  
The first generation of the SC-based multilevel inverters are 
proposed in the early 90’s and up to now they are well developed, 
and many new topologies have been presented [9]-[10], [13], 
[18]-[20]. Fig. 1 shows six boost inverter topologies with reactive 
power capability based on SC structure leading to (2n+1)-level 
inverters. Fig. 1(a) is a topology that was proposed in 1998 [10], 
where each cell requires a large number of semiconductor devices 
(i.e. two MOSFETs, and two diodes) with one capacitor. The 
single-direction-balance mode or bi-direction-balance mode 
based multilevel inverter is presented in Fig 1(b) [18], where each 
cell requires four power switches with one capacitor followed by 
H-bridge configuration. Another interesting topology with three 
active switching devices in each switching cell is proposed in [9] 
as shown in Fig. 1(c). Two of the active devices are replaced by 
diode in a new configuration in [19] as shown in Fig. 1(d). The 
reduction in active switching devices in [19] is penalized by the 
higher voltage stress on the semiconductor in the successive cells. 
Similarly, a large number of semiconductors and higher voltage 
stress on the devices in [4] and [13] as shown in Fig. 1(e) and Fig. 
1(f) respectively make it less suitable for industrial applications. 
All the mentioned topologies share the same drawback of hard-
charging of the switched-capacitors, which produces high inrush-
current leading to high current stress on components that 
degrades their performance and reliability. Fig. 1(g) shows the 
equivalent circuit of the switched-capacitor inverter hard-
charging current loop. Moreover, the capacitor charging current 
loops are highlighted with red color lines in all the topologies in 
Fig. 1. To overcome the issue of inrush current, a switched-
capacitor multilevel inverter with quasi-resonant charging is 
presented in [20] [21]. A resonant inductor (𝐿𝑟) is utilized in this 
circuit to realize a soft-charging current path for the capacitors. 
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Fig. 2(c) shows the equivalent circuit of this inverter with soft-
charging current loop for the capacitors. However, the major 
disadvantage of the circuit [20] is that it is not capable to boost 
the input voltage, i.e. the peak of the DC-link voltage is equal to 
the input voltage. Also, the capacitors in the succeeding cell are 
charging from the capacitors in the antecedent cells, which 
increases the inter-module charging (inrush) current [21]. Table 
I summarizes the basic switching cell of various conventional 
topologies. 
The initiative of this paper is to propose an alternative 
multilevel inverter with voltage-boosting capability and 
generation of (2n+1) voltage levels, where n ≥ 2 is the number of 
switching cells. The proposed inverter consists of three parts, a 
DC-DC converter at the front end to boost the input source 
voltage followed by an SC cell to synthesize different voltage 
levels, and a 2-level H-bridge voltage source inverter (VSI) at the 
end to invert the DC to AC waveform. The operating principle is 
based on a variable DC-link voltage generation, which is shared 
by H-bridge at the output inverter stage. The variable DC-link is 
generated by a multi-cell arrangement of DC-switched capacitor 
cells, where several DC-cells at the DC-link can increase the 
number of voltage levels generated at the AC side, without 
proportionally increasing the number of active and passive 
devices. Moreover, the charging of capacitors is realized through 
a quasi-resonant current path that allows low current stress soft 
charging. In particular, the paper explores the details of a 5-level 
configuration using one switching cell and a 2-level VSI output 
stage. A small LC filter is required at the output to obtain the pure 
sinusoidal waveform. Compared to previous similar topologies, 
the proposed inverter requires lower voltage rated devices and 
can provide the boosting feature with high conversion efficiency 
and power density.  
The rest of this paper is organized as follows. Section II 
introduces the general structure of the (2n+1)-level inverter 
followed by an implementation example of 5-level inverter with 
its modulation and capacitor charge balance strategy. Section III 
demonstrates the implementation of 5-level and 7-level 
topologies with comparison.  Both the simulation and 
experimental results of an example 5-level and 7-level inverter 
are provided in Section IV to verify the performance and efficacy 
of the circuits, and the paper is finally concluded in Section VI.         
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(g) 
Fig. 1. The topology of switched-capacitor multilevel inverters: (a)-(f) high-
inrush and hard-charging current-loop, and (g) the equivalent circuit with hard-









Fig. 2. The topology of switched-capacitor multilevel inverter (a) quasi-resonant 
charging current and soft-charging current-loop of the topology in [20], (b) soft-
charging loop of the topology in [21], and (c) the equivalent circuit with soft-
charging current loop. 
II. PROPOSED (2N+1)-LEVEL INVERTER  
A. Circuit description 
The proposed variable DC-link multilevel inverter is a modular 
multicell structure similar to the FCC or CHB, where it is 
possible to increase/decrease the number of levels by 
connecting/disconnecting the basic switching cell units following 
the multicell arrangement. Fig. 3 shows the generic circuit of the 
proposed converter to generate (2n+1) levels in the output 
voltage. Each cell consists of three active switches and two 
capacitors and represents two extra voltage levels (  𝑉𝐶1 =   𝑉𝐶  or 
𝑉𝐶2 =   𝑉𝐶  and   𝑉𝐶1 +   𝑉𝐶2 = 2  𝑉𝐶 ). However, the number of 
capacitors in the succeeding cell is one less than that of the 
antecedent cells, as one of the capacitors is shared between the 
cells. Hence, the total number of switches and capacitors for 
(2n+1)-level inverter is 3(n-1) and n respectively. Their allowed 
switching states provide a path to connect the capacitor of each 
cell in such a way that it adds or bypasses the capacitor voltage, 
which is pre-charged through a boost DC-DC converter at the 
front side. This creates a variable DC-link voltage across P and 
N, which is fed to the 2-level VSI at the output side. 
Combinations of several SC-cells at the DC-link can 
increase/decrease the number of voltage levels generated at the 
AC side, without increasing the number of active devices 
proportionally to the three phases. In addition, the output voltage 
can be regulated to a suitable AC voltage regardless of the drop 
in the input voltage from the source such as renewable energy 
(PV panel, small wind turbine or fuel cells). As seen from Table 
I, only the proposed cell provides duty cycle (𝐷𝑏) combined SC 
voltage for inverter voltage levels, with quasi-resonant capacitor 
charging.   
The equivalent circuit of the proposed multilevel inverter is 
shown in Fig. 4. The inductor LB in the front boost converter also 
serves as a quasi-resonant inductor to charge the capacitors 
CS11⁓CSn2 in different modes of operation. Here, Req is the 
equivalent resistance of the circuit consisting of ON resistance of 
the switches (RDS,on), series resistance of diodes and equivalent 
series resistance (ESR) of capacitors, and Seq is the equivalent of 
switch(es) in series with the capacitor(s). All capacitors are 
considered to be identical with equal capacitance value and ESR. 
Similarly, all the switches are identical with the same voltage and 
current rating and same RDS,on. Hence, unlike conventional 
topologies where the rating of devices in the successive cells is 
higher than that of the antecedent cells, the rating of all devices 
is same in the proposed topology. 
To simplify the circuit analysis, the following conditions are 
assumed: 
1) Capacitors   𝐶𝑆11,  𝐶𝑆12 , …, 𝐶𝑆(𝑛−1)𝑛  are large enough to 
keep   𝑉𝐶𝑠11 , 𝑉𝐶𝑠12 , …, 𝑉𝐶𝑠(𝑛−1)𝑛  constant in one switching 
period. 
2) The power MOSFET and diodes are treated as ideal. The ON-
state resistance RDS-on and parasitic capacitances of the 
switches are neglected. In addition, the forward voltage drops 
of the diode is ignored. 
3) ESRs of all the capacitors are neglected. 
B. Circuit Operation   
The operating principle of the proposed (2n+1)-level inverter 
is illustrated in Fig. 5. The operating principle is based on the 
generation of a variable DC-link voltage using the switched 
capacitor cells. Here, each capacitor in each switching cells is 
charged up to 𝑉𝐶 , where  
𝑉𝐶𝑆11 = 𝑉𝐶𝑆12 = … = 𝑉𝑆𝐶(𝑛−1)1 = 𝑉𝑆𝐶(𝑛−1)2 = 𝑉𝐶 =
𝑉𝑑𝑐 
1−𝐷𝑏
       (1) 
Since there are two capacitors in each cell and every cell has 
two allowed switching states, the peak voltage across each cell in 










, 𝑆𝐶(𝑛−1)1 = 𝑆𝐶(𝑛−1)3 = 0 𝑎𝑛𝑑 𝑆𝐶(𝑛−1)2 = 1
      (2) 
where, SCni = 1 means that the ith switch on cell n is ON and SCni 
= 0 means that it is OFF.  
Fig. 5 shows a selection of the n different DC-link level 
generation possibilities. In Fig. 5(a) and Fig. 5(b), all the 
capacitors are charging and discharging in parallel, respectively. 
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In this mode, the switches SCn1 and SCn3 are ON, whereas SCn2 are 
turned OFF to connect all the capacitors in parallel, and the 
equivalent capacitance in this mode is 𝐶𝑒𝑞 = ∑ 𝐶𝑠𝑖1
𝑛
𝑖=1 . The peak 
voltage across PN and the AC output is ?̂?𝑃𝑁 =  𝑉𝐶  and ?̂?𝑎𝑐 =
 ∓𝑉𝐶  respectively. The next level of voltage is generated by 
turning ON the switch SCn2 sequentially to combine the capacitor 
voltages, where ?̂?𝑃𝑁 = 𝑉𝐶𝑆11 + 𝑉𝐶𝑆12 =  2𝑉𝐶  and  ?̂?𝑎𝑐 =  ∓2𝑉𝐶 . 
Similarly, the maximum peak voltage across the DC-link is 
created by turning ON SCn2 and turning off rest of the switches. 





.                                 (3) 
TABLE I 
SUMMARY OF BASIC SWITCHING CELLS IN VARIOUS SWITCHED-CAPACITOR TYPE MULTILEVEL INVERTERS. 
 
 
Switching cell  
No. of components in each switching cell Max. cell 
voltage  
 
Capacitor Diode Switch Inductor Charging type 
 
Charging Type 
Fig. 1(a) [10] 1 1 2 0 𝑉𝑑𝑐 Hard-charging 
Fig. 1(b) [18] 1 0 4 0 𝑉𝑑𝑐 Hard-charging 
Fig. 1(c) [9] 1 1 5 0 2𝑉𝑑𝑐 Hard-charging 
Fig. 1(d) [19] 2 0 3 0 2𝑉𝑑𝑐 Hard-charging 
Fig. 1(e) [4] 1 2 1 0 𝑉𝑑𝑐 Hard-charging 
Fig. 1(f) [13] 1 1 2 0 2𝑛𝑉𝑑𝑐 Hard-charging 




Fig. 2 (b) [21] 2 2 2 1 2𝑛𝑉𝑑𝑐 Soft-charging 
Proposed in Fig. 3 2 0 3 1 2𝑉𝑑𝑐/(1 − 𝐷𝑏) Soft-charging 
  
 
Fig. 3. Circuit diagram of the proposed (2n+1)-level inverter. 
 
TABLE II 









   
 
  Voltage 







(For M = 1.0) 
         Switching capacitor network  
 









     Cell 1 
 
 


































































   Fig. 5(a) 




−𝑉𝐶   1   0   1   1   0   1 …   1   0   1   1   0   0   1 ↑ 
+𝑉𝐶   0   1   1   0 ↑ 
   Fig. 5(b) 
         B 
−𝑉𝐶   1   0   1   1   0   1 …   1   0   1   1   0   0   1 ↑ 
+𝑉𝐶   0   1   1   0 ↑ 
   Fig. 5(c) 
         C 
∓2 −2𝑉𝐶   0   1   0   1   0   1  …   0   1   0   1   0   0   1 ↓ 
+2𝑉𝐶   0   1   1   0 
   Fig.5(d) 
          D 
∓3 −3𝑉𝐶   0   1   0   0   1     0 …   1   0   0   1   0   0   1 ↓ 
+3𝑉𝐶   0    1   1   0 
   Fig. 5(e) 
          N 
∓𝑛 −𝑛𝑉𝐶    0   1   0   0   1   0 …   0   1   0   1   0   0   1 ↓ 
+𝑛𝑉𝐶    0   1   1   0 
   Fig. 5(f) 
          Z 
 
∓0 
0 𝑉   1   0   1   1   0   1  …   1   0   1   1   0   1   0 ↑ 
0 𝑉   1   0   1   1   0   1 …   1   0   1   0   1   0   1 ↑ 
Note: “↓” means discharging of capacitor; “↑” means charging of capacitors. 
 
0885-8993 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2963344, IEEE
Transactions on Power ElectronicsIEEE-TPEL 
 
Fig. 4. Equivalent circuit of the proposed multilevel inverter with soft-charging 
current loop. 
The zero state in the circuit is created by turning ON the upper 
switches (S1 and S3) or lower switches (S2 and S4) of the H-
bridge. The details of the switching states of the converter are 
also presented in Table II. 
Using (3), the peak of the AC output voltage of the (2n+1)-
level inverter is  
?̂?𝑎𝑐 = 𝑀𝑉𝑃𝑁 =
𝑛𝑀 𝑉𝑑𝑐 
1−𝐷𝑏
                               (4)  
where M is the modulation index and is defined as the ratio of 
the peak of sinusoidal reference to the total peak-to-peak voltage 
of the two triangular carriers. Therefore, the maximum voltage 
gain of the proposed topology is the product of the gain of pre-







                                   (5) 
 
 
III. IMPLEMENTATION AND COMPARISONS 
This section explores the 5-level and 7-level as an example 
configuration and compares them with the conventional 
topologies. The details of the analysis and implementation are 





 Fig. 5. Illustration of principle of operation: (a) capacitor charging in parallel ?̂?𝑃𝑁 =  𝑉𝐶  and 𝑣𝑎𝑐 =  ∓𝑉𝐶, (b) level 1 to create ?̂?𝑃𝑁 =  𝑉𝐶  and 𝑣𝑎𝑐 =  ∓𝑉𝐶, (c) level 
2 to create ?̂?𝑃𝑁 =  2𝑉𝐶  and 𝑣𝑎𝑐 =  ∓2𝑉𝐶, (d) level 3 to create ?̂?𝑃𝑁 =  3𝑉𝐶  and 𝑣𝑎𝑐 =  ∓3𝑉𝐶, (e) level n to create ?̂?𝑃𝑁 =  𝑛𝑉𝐶  and ?̂?𝑎𝑐 =  ∓𝑛𝑉𝐶 , and (f) H-bridge to 
create 𝑣𝑎𝑐 =  0 𝑉. 
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A. 5-level inverter implementation (n = 2) 
Fig. 6 shows the implemented 5-level inverter with possible 
switching states. It consists of a front side boost DC-DC 
converter, one switching cell (n = 2) and a 2-level VSI at the 
output stage. The SC has two switching states as shown in Fig. 6 
(b) and (c) to create level ∓1 (?̂?𝑃𝑁 =  𝑉𝐶  across PN and ?̂?𝑎𝑐 =
 ∓𝑉𝐶  at the output of the H-bridge) and level ∓2 (?̂?𝑃𝑁 =  2𝑉𝐶   
across PN and ?̂?𝑎𝑐 =  ∓2𝑉𝐶  at the output of the H-bridge). 
 
 
Fig. 7. An example of sinusoidal pulse width modulator implementation for 5-
level inverter. 
The additional zero states are created by the H-bridge VSI as 
shown in Fig. 6 (d) and (e). The capacitors CS11 and CS12 charges 
through the input voltage in parallel (Fig. 6 (b), (d) and (e)) to 
ensure their voltage balancing and discharges to the load in Fig. 
6 (b) and (c) to create ∓1 and ∓2 voltage levels.  
The inverter is controlled by a level-shifted sinusoidal pulse-
width modulation (LS-SPWM) as depicted in Fig. 7. 
A sinusoidal reference (𝑣𝑟𝑒𝑓) is compared with two level-
shifted triangular carriers (?̂?𝑡𝑟𝑖) for switching states 
computation, followed by a combinational logic circuit, which is 
used to compute switching signals for each power switch. For a 
5-level circuit, the peak of fundamental AC output voltage is  
?̂?𝑎𝑐 = 𝑀𝑉𝑃𝑁 =
2𝑀 𝑉𝑑𝑐 
1−𝐷𝑏
                               (6) 
From this, the maximum peak of fundamental output voltage 
of 5-level inverter is equal to the DC-link voltage 𝑉𝑃𝑁 =
2 𝑉𝑑𝑐/(1 − 𝐷𝑏) at M = 1.0.  
 
B. 7-level inverter implementation (n = 3) 
Combinations of two SC-cells at the DC-link increase the 
number of voltage levels from 5 levels (n = 2) to 7 levels (n = 3) 
generated at the AC side without increasing the number of active 
devices proportionally. The implemented 7-level inverter is 
shown in Fig. 8 with all possible switching states. The SC has 
four switching states as shown in Fig. 8(b)-(e) to create level ∓1, 
∓2 and ∓3 at the output voltage levels. Fig. 8(b) shows ∓1 level, 
where all the capacitors are connected in parallel to generate 






































































































































































































































































Fig. 8. (a) An example of the 7-level (n = 3) inverter implementation with its 
operating modes (b) level 1 to create ?̂?𝑃𝑁 =  𝑉𝐶  and ?̂?𝑎𝑐 =  ∓𝑉𝐶 , (c), & (d) level 
2 to create ?̂?𝑃𝑁 =  2𝑉𝐶  and 𝑣𝑎𝑐 =  ∓2𝑉𝐶 , (e) level 3 to create ?̂?𝑃𝑁 =  3𝑉𝐶  and 
𝑣𝑎𝑐 =  ∓3𝑉𝐶, (f)&(g) state Z [∓0] to create 𝑣𝑎𝑐 =  0 𝑉. 
 
There are two redundant switching states to create ∓2  as 
shown in Fig. 8(c) and Fig. 8(d), where two capacitors are 




































































































































































(d) (e)  
Fig. 6. (a) An example of the 5-level (n = 2) inverter implementation with its 
operating modes (b) state A or B [∓1] to create ?̂?𝑃𝑁 =  𝑉𝐶  and ?̂?𝑎𝑐 =  ∓𝑉𝐶 , 
(c) state C [∓2]  to create ?̂?𝑃𝑁 =  2𝑉𝐶  and 𝑣𝑎𝑐 =  ∓2𝑉𝐶, (d)&(e) state Z [∓0]  
to create 𝑣𝑎𝑐 =  0 𝑉. 
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 ∓2𝑉𝐶 at the output of the H-bridge. Level 3 is created by adding 
the voltage of all the capacitors in series to generate ?̂?𝑃𝑁 =
 3𝑉𝐶  across PN and ?̂?𝑎𝑐 =  ∓3𝑉𝐶 at the output of the H-bridge. 
The additional zero states are created by the H-bridge VSI as 
discussed before. Similar LS-SPWM as shown in Fig. 7 can be 
implemented for 7-level as well to control the capacitor and 
output voltages during the different switching states. 
 
C. Comparative Summary 
The foremost challenging issue for multilevel inverter 
topologies is related to the number of passive and active 
components and their voltage/current ratings. To compare the 
proposed topology with the conventional SC based multilevel 
inverter topologies, a comparative summary is provided in Table 
III. The comparison is done considering the required 
semiconductor devices and SCs for each multilevel inverter. 
Furthermore, the number of output voltage levels as well as the 
peak AC output voltage are compared. The voltage stress of 
components in conventional topologies has a proportional or an 
exponential relationship with the DC input voltage, however, 
compared to other topologies, the voltage stress is equal or lower 
in the proposed topology for the same level of voltages. 
Moreover, due to voltage gain increasing feature of the proposed 
topology, the voltage stress and peak AC output voltage are 
dependent on the boost duty cycle. Moreover, the required 
passive components and semiconductor devices are less or equal 
to the components in conventional topologies. For example, 
considering the same voltage gain ( 𝐷𝑏 = 0 ) for a 5-level 
configuration, the maximum switch voltage stress and the 
switched capacitor voltage stress of the proposed topology is 𝑉𝑑𝑐 
which is equal or lower than other topologies. Finally, the 
proposed topology features the capability of quasi-resonant 
charging of the capacitors (soft-charging), which results in 
reducing the current spike on the devices and thus enhances the 
performance by increasing the reliability and lifetime of the 
inverter. 
IV. COMPONENT SELECTION GUIDELINES  
A component selection guideline at the end is helpful in 
estimation and selection of the parameters for the practical 
design. First of all, the voltage and current rating of the active 
switches and diodes must be selected just above the safety 
margin. Even though the input DC-link capacitor helps to 
maintain a constant voltage at the DC-link, there are some small 
spikes in practice across the semiconductor devices.  As a result, 
the voltage and current rating of the selected semiconductor 
devices are 650 V and above 50 A accordingly. 
To select the components of the proposed inverter, a few more 
things need to be calculated such as boost inductor ( 𝐿𝐵 ), 
Switched-capacitors (𝐶𝑆𝑛2) and the output filter (𝐿𝑓 , and 𝐶𝑓).  
The following parameters are considered for practical design: 
the switching frequency (𝑓𝑠) of the inverter is 20 kHz, input 
voltage (𝑉𝑖𝑛) is 100-150 V, forward voltage (𝑉𝐷) of the diode 
(C5D50065D)  is 1.8 V, modulation index (M) is 0.90, the DC-
link voltage ( 𝑉𝑃𝑁 ) is 400 V. As the operation of the boost 
converter in the discontinuous conduction mode (DCM) is load 
dependant and the power loss in the boot inductor is high due to 
large current ripples, only the continuous conduction mode 
(CCM) operation is considered here and the maximum input 
current ripple is selected 40% of the average input value. 
Moreover, a large inductance value in CCM operation helps to 
alleviate the inrush current problem in the capacitor charging 
loop to a higher extent. 
The boost inductor can be calculated using (7), which depends 
on the desired input current ripple (Δ𝐼𝑖𝑛), minimum input voltage 
(𝑉𝑖𝑛_𝑚𝑖𝑛) and output voltage of the boost converter (𝑉𝑃𝑁). Using 
(7), the boost inductor value can be found. 
𝐿𝐵 ≥
 𝑉𝑖𝑛_𝑚𝑖𝑛  × (𝑉𝑃𝑁 + 𝑉𝐷 − 𝑉𝑖𝑛_𝑚𝑖𝑛)
Δ𝐼𝑖𝑛 × 𝑓𝑠𝑤 × (𝑉𝑃𝑁 + 𝑉𝐷)
 
(7) 
The switched-capacitor 𝐶𝑆𝑛2 can be calculated by (8) which 
is dependent on the total capacitor discharging value (𝑄𝑁) and the 
permissible voltage ripple across the applied input voltage (Δ𝑉𝑖𝑛) 






The selection criteria mentioned here are for voltage source 
type inverters that only need filter inductor at the output to 
provide filtering for the output waveform. However, to reduce the 
inductor size, usually a capacitor is used in parallel with the load, 
and hence, the solution here would be similar to the use of a low 
pass LC filter. Fig. 9 shows the waveform of output current ripple 
factor (∆𝐼𝑓𝑎𝑐𝑡𝑜𝑟) for a selected modulation index (M) to obtain 
the maximum ripple factor which helps to calculate the filter 
inductor value by (10). The maximum ripple factor is 
approximately 0.25 which, applied in (10) together with a ripple 
across the inductor of 40%, calculates the required inductance. 
 
∆𝐼𝐹𝑎𝑐𝑡𝑜𝑟= 𝑀 𝑠𝑖𝑛 (2𝜋𝑓𝑚𝑡) − 𝑀
2 𝑠𝑖𝑛2 (2𝜋𝑓𝑚𝑡) (9) 
TABLE III 
COMPARISON OF BASIC PARAMETERS IN VARIOUS SWITCHED-CAPACITOR TYPE MULTILEVEL INVERTER. 
 
Referred 
Topology   
No. of components Output 
voltage  
levels 
Peak of AC 
 output 
voltage (?̂?𝑎𝑐) 
Voltage stress on Inrush/ 
spike 
current 
Switched capacitor n/w 
 
H-bridge 
switch C D S L C S D 
 [10] 4(𝑛 − 1) 2(3𝑛 − 1) 8𝑛 0 2𝑛 + 1 ∓(𝑛 − 1)𝑉𝑑𝑐 (𝑛 − 1)𝑉𝑑𝑐/𝑛 (𝑛 − 1)𝑉𝑑𝑐/𝑛 (𝑛 − 1)𝑉𝑑𝑐/𝑛 (𝑛 − 1)𝑉𝑑𝑐  Yes 




 [9] 𝑛 − 1 𝑛 − 1 5𝑛 − 1 0 2𝑛 + 1 ∓(𝑛 + 1)𝑉𝑑𝑐 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐/𝑛 NA Yes 
 [19] 𝑛 − 1 0 3𝑛 + 1 0 4𝑛 − 1 ∓(𝑛 + 1)𝑉𝑑𝑐 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐/𝑛 NA (𝑛 + 1)𝑉𝑑𝑐  Yes 
 [4] 𝑛 − 1 2𝑛 − 2 6(𝑛 − 1) 0 2𝑛 + 1 ∓(𝑛 + 1)𝑉𝑑𝑐 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐  Yes 





 [20] 𝑛 𝑛 2(𝑛 + 1) 1 2𝑛 + 1 ∓𝑉𝑑𝑐 𝑉𝑑𝑐/𝑛 𝑉𝑑𝑐/𝑛 𝑉𝑑𝑐/𝑛 𝑉𝑑𝑐  No 
 [21] 2n 2n 3𝑛 + 1 1 2𝑛+1 + 1 ∓2𝑛𝑉𝑑𝑐 2
𝑛𝑉𝑑𝑐/𝑛 2
𝑛𝑉𝑑𝑐/𝑛 2
𝑛𝑉𝑑𝑐/𝑛 NA No 
  [22] 𝑛 − 1 𝑛 − 1 2𝑛 + 3 0 2𝑛 + 1 ∓(𝑛 + 1)𝑉𝑑𝑐 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐/𝑛 (𝑛 + 1)𝑉𝑑𝑐  Yes 
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(10) 
On the other hand, the filter capacitor (𝐶𝑓) can be calculated 
by (11) where the cut-off frequency (𝑓𝑐) is set to be 10% of 𝑓𝑠.  
𝐶𝑓 =
1
4 × 𝜋2 × 𝑓𝑐























Time (s)  
Fig. 9. ∆𝐼𝑓𝑎𝑐𝑡𝑜𝑟 waveform to highlight the maximum ripple factor. 
 
V. SIMULATION AND EXPERIMENTAL RESULTS 
The performance of the proposed topology is first simulated in 
MATLAB-Simulink using the PLECS toolbox and then verified 
experimentally with a 500 VA laboratory prototype.  
TABLE IV 
  PARAMETERS AND COMPONENTS USED FOR SIMULATION AND 
MEASUREMENT. 
 
Description Value/Parameter Used 
Input voltage (𝑉𝑖𝑛) 100-150 V 
Output voltage  (𝑣𝑎𝑐) 230 V 
Power rating  (𝑃𝑂) 500 VA 
Carrier frequency ( 𝑓𝑠) 20 kHz 
Line frequency (𝑓) 50 Hz 
DC-link capacitor (𝐶1 &  𝐶2) 680 µF, 250 V 
Boost inductor (𝐿𝐵) 0.9 𝑚H 
Filter inductor (𝐿𝑓) & capacitor (𝐶𝑓) 0.68 𝑚H & 4.7 µF 
Switches   𝑆𝐵, (𝑆𝐶11 −  𝑆𝐶13) and  (𝑆1 −  𝑆4) SCT3022AL  
Boost diode (𝐷𝐵) C5D50065D 
Load (resistor and inductor) 500 VA (90-110 Ω, 150 𝑚H) 
Controller sb-RIO GPIC 





                                        (b)                  (c) 
Fig. 10. Prototype and measurement platform of 5-level inverter: (a) test setup, 
(b) top view of the inverter and (c) bottom view of the inverter. 
      In order to precisely verify the performance of the 
proposed inverter and to have a fair comparison, the same 
parameters are used as listed in Table V for both the simulation 
and experiment. A picture showing the implemented 5-level 
inverter with measurement setup is shown in Fig. 10.  SB-RIO 
GPIC with LabVIEW software was used to control and modulate 
the converter. The input voltage 𝑉𝑖𝑛 was variable from 100 V to 
150 V, which is pre-boosted to ≈ 200 V  (voltage across the 
switch capacitor) to produce 230 V ac at the output of the 
inverter, which technically can be achieved by varying the duty 
ratio of the boost switch SB. 
 
 
Fig. 11. Measured gate signals: (a) active switch capacitor network switches 
(𝑆𝐶11, 𝑆𝐶12  and 𝑆𝐶13), and (b) H-bridge switches (𝑆1−𝑆4).  
 
 
Fig. 12. Voltage stress on switches: (a) simulated and measured voltage stress 
on switches 𝑆𝐵,  𝑆𝐶12, 𝑆𝐶11, and 𝑆𝐶13, and (b) simulated and measured voltage 
stress on H-bridge switches (𝑆1−𝑆4).    
 
The switch capacitor circuit boost the DC-link voltage to 
make it ≈ 2 × 200 𝑉 = 400 V, which is required to produce 230 
V (230 × √2 /𝑀)𝑉 . Details of simulation and experimental 
results are systematically presented as follows.   
 Fig. 11 shows the pulse-width modulation signals generated 
for all switches in active switch capacitor network (𝑆𝐶11 , 𝑆𝐶12 
and 𝑆𝐶13) and the H-bridge (𝑆1−𝑆4).  Fig. 12 to Fig. 15 shows the 
waveforms of the inverter when the input voltage is 140V. The 
corresponding voltage stress on switches are illustrated in Fig. 
12.  
The voltage stress on the switch in the switch capacitor 
network is half of the H-bridge circuit switches. Hence, the 
maximum voltage stress on the switch is 400 V for all switches 
0885-8993 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2963344, IEEE
Transactions on Power ElectronicsIEEE-TPEL 
in the H-bridge and 200 V for the switches in the switched 
capacitor network. 
Fig. 13 shows the waveform of the input voltage and the DC-
link capacitor voltages. The variable DC-link voltage (VPN) level 
is created by the step-up converter, where the magnitude of the 
SC voltage is dependent on the duty cycle (𝐷𝑏) of the pre-boost 
converter. The input voltage of 140 V is pre-boost to 192 V 
(using 𝐷𝑏 = 0.3) across the DC-link capacitors as shown in Ch3 
and Ch4 of the measured waveform. The measured peak-to-peak 
voltage ripple of the SC is 8 V (8 V/192 V = 5%) and they are 
self-balanced due to the parallel operation of the switching 
network. Using this capacitor voltage, the SC generates the 
variable voltage of 192 V and 384 V across P and N in steps 
(Ch2).  
 
Fig. 13. The input voltage, DC-link voltage, voltage across the switched-













10 ms/div  
Fig. 14. The inverter voltage without filter, output voltage and current after the 















Fig. 15. 5-level voltage and voltage and current after the LC filter output voltage 
in reactive power condition (cos φ = 0.9): (a) simulation waveform, and (b) 
corresponding experimental waveform. 
 
Fig. 14 shows the inverter input/output voltage and current 
waveforms with clear five levels in the output voltage with a 
clear sinusoidal output voltage and current. The RMS value of 
the output voltage and current is 230 V and 2.3 A. The reactive 
power operation mode is also tested as shown in Fig. 15 with a 
power factor of 0.9 (inductive). The inverter still produces good-
quality voltage and current waveforms without high distortion 
















Fig. 16. The input voltage, DC-link voltage, voltage across the switched-














Fig. 17. The inverter voltage without filter, output voltage and current after the 











Fig. 18. Measured waveforms at φ = 25o showing inverter input/output voltage 
and current waveforms. 
 
Further, to illustrate the benefits of the proposed topology 
in a wide input voltage range, a lower input voltage of 102 V is 
applied, whilst operating the converter at the same power and 
output voltage (Fig. 16 to Fig. 18). As shown in Fig. 16, the SC 
voltage is maintained constant at approximately 200 V using 
𝐷𝑏 = 0.5 to produce the variable DC-link voltage of 192 V and 
384 V across P and N in steps (Ch2). 
As shown in Fig. 17, the output voltage is clearly 5-level with 
clean sinusoidal output voltage and current of 225 V and 2.18 A 
respectively. The operation of the converter delivering reactive 
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Fig. 19. Measured waveform of the 7-level inverter: (a) the input voltage, voltage 
across the switched-capacitors and (b) inverter voltage, output voltage and current 
after using the LC filter for resistive (R) load. 
 
Some measurement results from the 7-level (𝑛 = 3) inverter 
are also presented at the end to support the analysis made in 
Section II. In this case, the Simulink model is implemented in 
OPAL-RT to get some useful results from the real-time model, 
such as 7-level output voltage, capacitor voltages and input and 
output voltages as shown in Fig. 19. The presented results show 
the efficacy of the proposed concept for any level inverter.  
The losses on power devices have been calculated for 5-level, 
and 7-level configurations (see Fig. 20). A detailed thermal 
analysis and loss calculation using PLECS software can be found 
in the previous literature [24]. It can be seen that in 7-level 
configuration, the power loss in SC network is increased by 4% 
due to additional SCs used for level extension.  
The calculated full load efficiency for 7-level configuration is 
95.45%, which is 1.05% lower than that of the same condition for 
5-level configuration. In both cases, a large part of the losses 
occurs in boost converter that can be reduced by using a switch 
with lower 𝑅𝑑𝑠_𝑂𝑁  and by replacing the boost diode with a 
MOSFET. Moreover, the second considerable part of the losses 
is related to the H-bridge switches for both cases and the losses 
in the passive components are considerably low. 
The overall efficiency of the proposed converter (when n = 2) 
is investigated and compared between the calculated and 
experimental results for different load levels as depicted in Fig. 
21. Fig. 21 (a) shows the losses on each power device where the 
maximum loss occurs through the boost components. The 
efficiency of the prototype is measured by a FLUKE 345 power 
quality clamp meter. The maximum measured efficiency is 
98.40% with the input voltage of 141 𝑉 and the load level of 25% 
of the full load. Moreover, the lowest efficiency measurement is 
93.90% which is at the full load condition with the lowest input 





























































Fig.20. Loss distribution analysis for full load condition (500VA), (a) 5-level 








































Vin=102 V Vin=141 V
Calculated Experimental
(b)  
Fig. 21. 5-levels inverter prototype for two input voltages (𝑉𝑖𝑛= 141𝑉, and 𝑉𝑖𝑛= 
102 𝑉), (a) loss distribution for each power device, and (b) power conversion 
efficiency. 
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In Fig. 21 (b), the efficiency curves are illustrated for two 
different input voltages where the calculated results quite match 
with the experimental results. Due to miscellaneous losses, there 
are some differences between the measured and calculated 
efficiency at different load conditions. The calculated efficiency 
varies from 96.50% to 98.56% when the input voltage is 141 𝑉 
and the experimental measurement varies from 94.50% to 
98.40%. On the other hand, when the input voltage is changed to 
102 𝑉 for 50% boost duty cycle, the calculated efficiency varies 
from 95.35% to 98.50% and the measured efficiency varies from 
93.90% to 97.70%. 
VI. CONCLUSION 
A new (2n+1)-level inverter has been presented in this paper 
with boost capability. The proposed inverter can increase the 
voltage level with a single low input voltage source and benefit 
from low voltage stress on the semiconductors. The theoretical 
analysis of the proposed topology is derived and presented in 
detail. The proposed topology features many advantages when 
compared with various suggested single input SC-based (2n+1)-
level inverter topologies, namely scalability, utilization of a low 
number of semiconductors, low voltage stress, high efficiency 
and power density, low cost and size, and simple modulation 
control. In addition, the comparison with existing single-phase 
multi-level inverters verifies that the proposed inverter is a viable 
and efficient solution when it is required to supply from a low 
voltage DC source. Furthermore, the simulation and 
experimental waveforms of an example 500 VA prototype are 
presented to show the validity of the proposed inverter. 
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